Engineering digital design / by Richard F. Tinder.
Material type:
Item type | Current library | Call number | Copy number | Status | Notes | Date due | Barcode |
---|---|---|---|---|---|---|---|
![]() |
Female Library | TK7868 .D5 T56 2000 (Browse shelf (Opens below)) | 1 | Available | STACKS | 51952000171805 | |
![]() |
Main Library | TK7868 .D5 T56 2000 (Browse shelf (Opens below)) | 1 | Available | STACKS | 51952000153399 |
Browsing Main Library shelves Close shelf browser
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
TK7868 .D5 P378 2008 Electronic digital system fundamentals / | TK7868 .D5 P728 2005 Digital electronics demystified / | TK7868 .D5 T495 2001 Digital electronics : a simplified approach / | TK7868 .D5 T56 2000 Engineering digital design / | TK7868 .D5 T66 1994 Schaum's outline of theory and problems of digital principles / | TK7868 .L6 B76 2008 Fundamentals of digital logic with Verilog design / | TK7868 .L6 B76 2008 Fundamentals of digital logic with Verilog design / |
Rev. ed. of: Digital engineering design. c1991.
Includes bibliographical references and index.
System requirements for accompanying CD-ROM: Contains an instructor's manual giving the solutions of all end-of-chapter problems, a logic minimization program called BOOZER which operates in the DOS mode on conventional PCs, and an interactive logic simulator called EXL-Sim2000 which operates in the Windows environment and requires little computer memory.
Introductory remarks and glossary -- Number systems, binary arithmetic, and codes -- Background for digital design -- Logic function representation and minimization -- Function minimization by using K-map XOR patterns and Reed-Muller transformation forms -- Nonarithmetic combinational logic devices -- Programmable logic devices -- Arithmetic devices and arithmetic logic units (ALUs) -- Propagation delay and timing defects in combinational logic -- Introduction to synchronous state machine design and analysis -- Synchronous FSM design considerations and applications -- Module and bit-slice devices -- Alternative synchronous FSM architectures and systems-level design -- Asynchronous state machine design and analysis: basic concepts -- The pulse mode approach to asynchronous FSM design -- Externally asynchronous/internally clocked (pausable) systems and programmable asynchronous sequencers -- Other transistor logic families -- Computer-aided engineering tools -- IEEE Standard symbols.
1 2
There are no comments on this title.